Wikipedia

Flip chip

(Redirected from Flip-chip)
This article is about the semiconductor mounting technique. For the DEC PDP module, see Flip Chip (PDP module). For the CPU format, see Flip-chip pin grid array.

Flip chip, also known as controlled collapse chip connection or its abbreviation, C4,[1] is a method for interconnecting dies such as semiconductor devices, IC chips, integrated passive devices and microelectromechanical systems (MEMS), to external circuitry with solder bumps that have been deposited onto the chip pads. The technique was developed by General Electric's Light Military Electronics Department, Utica, New York.[2] The solder bumps are deposited on the chip pads on the top side of the wafer during the final wafer processing step. In order to mount the chip to external circuitry (e.g., a circuit board or another chip or wafer), it is flipped over so that its top side faces down, and aligned so that its pads align with matching pads on the external circuit, and then the solder is reflowed to complete the interconnect. This is in contrast to wire bonding, in which the chip is mounted upright and fine wires are welded onto the chip pads and lead frame contacts to interconnect the chip pads to external circuitry.[3]

Intel Mobile Celeron in a flip-chip BGA package (FCBGA-479); the flip chip, BGA substrate is dark yellow, and the silicon die appears dark blue
Underside of a die from a flip chip package, the top metal layer on the IC die or top metallization layer, and metallized pads for flip chip mounting are visible

Process steps

edit
  1. Integrated circuits are created on the wafer.
  2. Pads are metallized on the surface of the chips.
  3. A solder ball is deposited on each of the pads, in a process called wafer bumping
  4. Chips are cut.
  5. Chips are flipped and positioned so that the solder balls are facing the connectors on the external circuitry.
  6. Solder balls are then remelted (typically using hot air reflow).
  7. Mounted chip is "underfilled" using a (capillary, shown here) electrically-insulating adhesive.[4][5]

Comparison of mounting technologies

edit

Wire bonding/thermosonic bonding

edit
 
The interconnections in a power package are made using thick aluminium wires (250 to 400 μm) wedge-bonded

In typical semiconductor fabrication systems, chips are built up in large numbers on a single large wafer of semiconductor material, typically silicon. The individual chips are patterned with small pads of metal near their edges that serve as the connections to an eventual mechanical carrier. The chips are then cut out of the wafer and attached to their carriers, typically via wire bonding such as thermosonic bonding. These wires eventually lead to pins on the outside of the carriers, which are attached to the rest of the circuitry making up the electronic system.

Flip chip

edit
 
Side-view schematic of a typical flip chip mounting

Processing a flip chip is similar to conventional IC fabrication, with a few additional steps.[6] Near the end of the manufacturing process, the attachment pads are metalized to make them more receptive to solder. This typically consists of several treatments. A small dot of solder is then deposited on each metalized pad. The chips are then cut out of the wafer as normal.

To attach the flip chip into a circuit, the chip is inverted to bring the solder dots down onto connectors or pads on the underlying electronics or circuit board or substrate. The solder is then re-melted to produce an electrical connection, typically using a thermosonic bonding or alternatively reflow solder process.[7]

This also leaves a small space between the chip's circuitry and the underlying mounting. In many cases an electrically-insulating adhesive is then "underfilled" to provide a stronger mechanical connection, provide a heat bridge, and to ensure the solder joints are not stressed due to differential heating of the chip and the rest of the system. The underfill distributes the thermal expansion mismatch between the chip and the board, preventing stress concentration in the solder joints which would lead to premature failure.[8]

Solder balls can be mounted on the chips by separately making the balls and then attaching them to the chips by using a vacuum pick up device to pick up the balls and then placing them into a chip with flux applied on contact pads for the balls, or by electroplating in which seed metals are first deposited onto a wafer with the chips to be bumped. This allows the solder to adhere to the contact pads of the chips during the electroplating process. The seed metals are alloys and are deposited by sputtering onto the wafer with the chips to be bumped. A photoresist mask is used to only deposit the seed metal on top of the contact pads of the chips. The wafer then undergoes electroplating, and the photoresist layer is removed or stripped. Then the solder on the chips undergoes solder reflow to form the bumps into their final shape. This entire process is known as wafer bumping. Solder balls are often 75 to 500 microns in diameter.[9][10]

In 2008, High-speed mounting methods evolved through a cooperation between Reel Service Ltd. and Siemens AG in the development of a high speed mounting tape known as 'MicroTape'[1]. By adding a tape-and-reel process into the assembly methodology, placement at high speed is possible, achieving a 99.90% pick rate and a placement rate of 21,000 cph (components per hour), using standard PCB assembly equipment.

Flip chip packages often consist of a silicon die sitting on top of a "substrate" which then sits on top of a traditional PCB. The substrate can have a Ball Grid Array (BGA) on its underside. The substrate makes the connections to the die available for use by the PCB.[11] Substates made with build up film such as Ajinomoto Build up Film (ABF), are manufactured around a core, and the film is stacked on the core in layers by vacuum lamination at high temperatures. After each layer is applied, the film is cured, and laser vias are made with CO2 or UV lasers, then the blind vias in the substrate are cleaned and the build up film is roughened chemically with a permanganate, and then copper is deposited using electroless copper plating, followed by creating a pattern on the copper using photolithography and etching, and then this process is repeated for every layer of the substrate.[12][13]

Tape-automated bonding

edit

Tape-automated bonding (TAB) was developed for connecting dies with thermocompression or thermosonic bonding to a flexible substrate including from one to three conductive layers. Also with TAB it is possible to connect die pins all at the same time as with the soldering based flip chip mounting. Originally TAB could produce finer pitch interconnections compared to flip chip, but with the development of the flip chip this advantage has diminished and has kept TAB to be a specialized interconnection technique of display drivers or similar requiring specific TAB compliant roll-to-roll (R2R, reel-to-reel) like assembly system.

Advantages

edit

The resulting completed flip chip assembly is much smaller than a traditional carrier-based system; the chip sits directly on the circuit board, and is much smaller than the carrier both in area and height. The short wires greatly reduce inductance, allowing higher-speed signals, and also conduct heat better.

Disadvantages

edit

Flip chips have several disadvantages.

The lack of a carrier means they are not suitable for easy replacement, or unaided manual installation. They also require very flat mounting surfaces, which is not always easy to arrange, or sometimes difficult to maintain as the boards heat and cool. This limits the maximum device size.

Also, the short connections are very stiff, so the thermal expansion of the chip must be matched to the supporting board or the connections can crack.[14] The underfill material acts as an intermediate between the difference in CTE of the chip and board.

History

edit

The process was originally introduced commercially by IBM in the 1960s for individual transistors and diodes packaged for use in their mainframe systems.[15]

Ceramic subtrates for flip chip BGA were replaced with organic substrates to reduce costs and use existing PCB manufacturing techniques to produce more packages at a time by using larger PCB panels during manufacturing.[16] Ajinomoto Build up Film (ABF) was developed in 1999 and has become a material widely used in flip chip packages, used for manufacturing flip chip substrates in a semi-additive process, first pioneered by Intel.[17][18][19] Build up film helped transition the industry away from ceramic substrates, and this film is now essential in the production of organic flip chip package substrates.[20][21]

Alternatives

edit

Since the flip chip's introduction a number of alternatives to the solder bumps have been introduced, including gold balls or molded studs, electrically conductive polymer and the "plated bump" process that removes an insulating plating by chemical means. Flip chips have recently gained popularity among manufacturers of cell phones and other small electronics where the size savings are valuable.[citation needed]

See also

edit

References

edit
  1. ^ E. J. Rymaszewski, J. L. Walsh, and G. W. Leehan, "Semiconductor Logic Technology in IBM", IBM Journal of Research and Development, 25, no. 5 (September 1981): 605.
  2. ^ Filter Center, Aviation Week & Space Technology, September 23, 1963, v. 79, no. 13, p. 96.
  3. ^ Peter Elenius and Lee Levine, Chip Scale Review. "Comparing Flip-Chip and Wire-Bond Interconnection Technologies". July/August 2000. Retrieved July 30, 2015.
  4. ^ "BGA Underfill for COTS Ruggedization". NASA. 2019.
  5. ^ "Underfill revisited: How a decades-old technique enables smaller, more durable PCBs". 2011.
  6. ^ George Riley, Flipchips.com. “Solder Bump Flip Chip.” November 2000. Retrieved July 30, 2015.
  7. ^ https://www.analog.com/media/en/technical-documentation/application-notes/AN-617.pdf [bare URL PDF]
  8. ^ Venkat Nandivada. "Enhance Electronic Performance with Epoxy Compounds". Design World. 2013.
  9. ^ "The back-end process: Step 7 – Solder bumping step by step | Semiconductor Digest".
  10. ^ "Flip Chip—The Bumping Processes". Integrated Circuit Packaging, Assembly and Interconnections. Springer. 2007. pp. 143–167. doi:10.1007/0-387-33913-2_10. ISBN 978-0-387-28153-7.
  11. ^ Herbst, Wolfgang. "The back-end process: Step 5 – Flip chip attachProcess and material options". Semiconductor Digest. Retrieved 2024-08-24.
  12. ^ Materials for Advanced Packaging. Springer. 18 November 2016. ISBN 978-3-319-45098-8.
  13. ^ He, Lei (2010). "System-in-Package: Electrical and Layout Perspectives". Foundations and Trends in Electronic Design Automation. 4 (4): 223–306. doi:10.1561/1000000014.
  14. ^ Demerjian, Charlie (2008-12-17), Nvidia chips show underfill problems, The Inquirer, archived from the original on July 21, 2009, retrieved 2009-01-30{{citation}}: CS1 maint: unfit URL (link)
  15. ^ George Riley, Introduction to Flip Chip: What, Why, How, Flipchips.com October 2000.
  16. ^ Materials for Advanced Packaging. Springer. 17 December 2008. ISBN 978-0-387-78219-5.
  17. ^ "Ajinomoto's 'secret ingredient' is now vital to chipmaking giants". 9 November 2022.
  18. ^ Li, Tengyu; Li, Peng; Sun, Rong; Yu, Shuhui (2023). "Polymer-based nanocomposites in semiconductor packaging". IET Nanodielectrics. 6 (3): 147–158. doi:10.1049/nde2.12050.
  19. ^ Materials for Advanced Packaging. Springer. 17 December 2008. ISBN 978-0-387-78219-5.
  20. ^ "ABF substrate shortages may dent 2021 shipments of new CPU, GPU chips". 14 December 2020.
  21. ^ Materials for Advanced Packaging. Springer. 18 November 2016. ISBN 978-3-319-45098-8.
edit
Retrieved from "https://en.wikipedia.org/w/index.php?title=Flip_chip&oldid=1242040357"